A Power Efficient Hardware Implementation of the IF Neuron Model
Because of the human brains parallel computing structure and its characteristics of the localized storage,the human brain has great superiority of high throughput and low power consumption.Based on the bionics of the brain,many researchers try to imitate the behavior of neurons with hardware platform so that we can obtain the same or close computational acceleration performance like the brain.In this paper,we proposed a hardware structure to implement single neuron with Integration-and-Fire(IF)model on Virtex-7 XC7VX485T-ffg1157 FPGA.Through simulation and synthesis,we quantitatively analyzed the device utilization and power consumption of our structure; meanwhile,the function of the proposed hardware implementation is verified with the classic XOR benchmark with a 4-layer SNN and the scalability of our hardware neuron is tested with a handwritten digits recognition mission on MNIST database using a 6-layer SNN.Experimental results show that the neuron hardware implementation proposed in this paper can pass the XOR benchmark test and fulfill the need of handwritten digits recognition mission.The total on-chip power of 4-layer SNN is 0.114 W,which is the lowest among the ANN and firing-rate based SNN at the same scale.
SNN FPGA Hardware neuron
Shuquan Wang Shasha Guo Lei Wang Nan Li Zikai Nie Yu Deng Qiang Dou Weixia Xu
National University of Defense Technology,Changsha,Hunan,China
国际会议
the 12th Conference on Advanced Computer Architecture?(ACA 2018)(2018年全国计算机体系结构学术年会)
辽宁营口
英文
140-154
2018-08-10（万方平台首次上网日期，不代表论文的发表时间）