Dynamic Power Estimation with Hardware Performance Counters Support on Multi-core Platform
Power estimation has attracted a plenty of attentions for its significant guidance for OS scheduling and the development of power-efficiency optimization design.Previous researches indicate that power consumption can be estimated via monitoring related hardware events,such as retirement of instructions,cache access,etc.However,these models based on hardware events will introduce an error around 5%.In this paper,a more accurate hardware events directed power model is proposed.We identified the most appropriate events to respond to the major power consumption components.By analyzing the hardware events in processor through performance counters,a unified run-time power estimation model is introduced.Our model has been verified through real-time measurement and shown to be 3.01% and 1.99% inaccurate for PARSEC and SPLASH-2 benchmark suites.Our power estimation model can serve as a foundation for intelligent,power-aware systems that can dynamically balance power assignment and smooth peak power at run-time.
Dynamic Power Power Estimation Performance Counters
Xin Liu Li Shen Cheng Qian Zhiying Wang
State Key Laboratory of High Performance Computing,NUDT,Changsha,China,410073;School of Computer,National University of Defense Technology,Changsha,China,410073
国际会议
ACA,Advanced Computer Architecture(2014年全国计算机体系结构学术会议)
沈阳
英文
177-189
2014-08-23（万方平台首次上网日期，不代表论文的发表时间）