A Behavior-based Reconfigurable Cache for the Low-power Embedded Processor
In embedded processor designs, a cache becomes the main contributor of the power consumption as it greatly improves the performance. The conventional low-power techniques of a cache based on a fixed hardware configuration cannot be configured and it is independent on the program behavior. Thus, a configurable cache is proposed to save energy and improve performance by dynamically adjusting the cache parameters for the code that is executing. However, most existing configurable caches explore and adapt the optimal configuration based on successive time-intervals, which presents efficiency only if the program can keep its execution phase for a number of intervals. In this paper, we propose a behavior-based configurable cache, which can be dynamically adjusted based on the program behavior. The design adds very little hardware complexity and commits most workload to the software, so that it is very effective for the embedded microprocessors design. Simulation by using Spec 2000 shows that our proposed configurable cache can reduce the power consumption by up to 60.6％ and 22.3％ compared to a conventional set-associative cache and a temporalbased configurable cache, respectively. At the same time, performance degradation is about 0.75％.
Jiongyao Ye Jiannan Jin Tabkahiro Watanabe
The Graduate School of Information, Productions and Systems, Waseda University, Kitakyushu-shi, 808-0135 Japan
国际会议
2011 IEEE 9th International Conference on ASIC(2011年第九届IEEE国际专用集成电路大会)
厦门
英文
9-12
2011-10-25（万方平台首次上网日期，不代表论文的发表时间）