Board Level Drop Impact Reliability Analysis for Compliant Wafer Level Package through Modeling Approaches
Board level solder joint reliability performance during drop test is a critical concern to semiconductor and electronic product manufacturers. In this paper, a new compliant Wafer Level Package technology is proposed which can accommodate the CTE mismatch between the chip and PCB substrate and consequently should be more reliable without the application of underfill. The purpose of this study is to explore the solder joint reliability of the new compliant WLP during drop impact and optimize the design of compliant lead. The input acceleration (Input-G) method is applied to simulate the exact drop test process subjected to JEDEC board level drop test conditions. Several types of compliant lead shape with different sizes are studied by comparing and analyzing the dynamic responses of CWLP solder joints under board level drop test, the copper trace reliability of these types CWLP are compared, further more, the optimal parameters of the compliant lead are confirmed by design of experiment (DOE). The board level drop test simulation illustrated the ability of the compliant Wafer Level Package to reduce the stress in the solder interconnects. It is observed that the highest stress appears in the copper trace, while copper trace can flex and effectively absorb the stress between the chip and the bump pad. This in turn will lead to an increase in the reliability of the assembly.
Chaoping Yuan K.L.Pan Weiyang Qiu Jing Liu
School of Mechanical & Electronical Engineering, Guilin University of Electronic TechnologyGuilin, C School of Mechanical & Electronical Engineering, Guilin University of Electronic Technology Guilin,
国际会议
北京
英文
398-402
2009-08-10（万方平台首次上网日期，不代表论文的发表时间）